	Application No.	Applicant(s)
	10/823,158	YANG ET AL.
Notice of Allowability	Examiner	Art Unit
	Theresa T. Doan	2814
The MAILING DATE of this communication appears on the cover sheet with the correspondence address All claims being allowable, PROSECUTION ON THE MERITS IS (OR REMAINS) CLOSED in this application. If not included herewith (or previously mailed), a Notice of Allowance (PTOL-85) or other appropriate communication will be mailed in due course. THIS NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIGHTS. This application is subject to withdrawal from issue at the initiative of the Office or upon petition by the applicant. See 37 CFR 1.313 and MPEP 1308.		
1. This communication is responsive to <u>09/01/06</u> .		
2. The allowed claim(s) is/are 39-48.		
3.		
6. DEPOSIT OF and/or INFORMATION about the depo- attached Examiner's comment regarding REQUIREMENT		
Attachment(s)  1. Notice of References Cited (PTO-892)	5. ☐ Notice of Informal P	atent Application
	<del>-</del>	' '
2. Notice of Draftperson's Patent Drawing Review (PTO-948)	6. ☐ Interview Summary Paper No./Mail Dat	
Information Disclosure Statements (PTO/SB/08),     Paper No./Mail Date	Paper No./Mail Dat 7.	nent/Comment
Examiner's Comment Regarding Requirement for Deposit of Biological Material	8. ⊠ Examiner's Stateme	ent of Reasons for Allowance

Application/Control Number: 10/823,158 Page 2

Art Unit: 2814

## Reasons for Allowance

1. Claims 39-48 are allowed.

2. The following is an examiner's statement of reasons for allowance:

The prior art of record fails to disclose all the limitations recited in the base claim 39. Specifically, the combination of a semiconductor device, comprising: a planar transistor formed on a first portion of a semiconductor layer, the first portion of the semiconductor layer overlying the insulator layer, and the first portion of the semiconductor layer having a first thickness; a multiple-gate transistor formed on a second portion of the semiconductor layer, the second portion of the semiconductor layer overlying the insulator layer, the second portion of the semiconductor layer having a second thickness, and the second thickness being larger than the first thickness; and the planar transistor comprising: a planar channel formed from the first portion of the semiconductor layer; a gate dielectric having vertical portions on opposite sidewalls of the planar channel and a horizontal portion on a top surface of the planar channel; a gate electrode overlying the gate dielectric, wherein the gate electrode has vertical portions on the vertical portions of the gate dielectric and a horizontal portion on the horizontal portion of the gate dielectric.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably Application/Control Number: 10/823,158

Art Unit: 2814

accompany the issue fee. Such submissions should be clearly labeled "Comments on

Page 3

Statement of Reasons for Allowance."

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Theresa T. Doan whose telephone number is (571) 272-

1704. The examiner can normally be reached on Monday to Friday from 7:00AM -

4:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, WAEL FAHMY can be reached on (571) 272-1705. The fax phone number

for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the

Patent Application Information Retrieval (PAIR) system. Status information for

published applications may be obtained from either Private PAIR or Public PAIR.

Status information for unpublished applications is available through Private PAIR only.

For more information about the PAIR system, see http://pair-direct.uspto.gov. Should

you have questions on access to the Private PAIR system, contact the Electronic

Business Center (EBC) at 866-217-9197 (toll-free).

Theresa Doan

September 19, 2006.

Theresalwan